Επίδραση του BE στη σχεδίαση ενός chip

Netlist

Logic Synthesis

RTL Coding

Architectural Design

Design Specifications

custom test cases

test generator

coverage req

Verification Methodology

Back - End

Post-layout analysis

< >

Place and Route

FloorPlanning

George:

1. Waste in silicon area

2. Timing requirements => redesign, resynthesis and another P&R run

Previous slide

Next slide

Back to first slide

View graphic version