Back-End Overview

Clock-Tree Synthesis

Synthesis

Floorplanning

Placement

Global Routing

In Place Optimization

QP , GR and ECO

Final Route

Back-annotation

Extraction - Verification

Mask generation

• Hierarchical Designs

• Time-Driven Flow

• Integration of Hard Blocks

What about :

Previous slide

Next slide

Back to first slide

View graphic version